Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Manuel d'utilisateur télécharger pdf (Page 84)

Ethernet Interface

III-72 Slave Controller – IP Core for Xilinx FPGAs

9.2.4 MII example schematic

Refer to chapter 8.4 for more information on special markings (!).Take care of proper compensation of

the TX_CLK phase shift.

EtherCAT IP Core

Ethernet PHY

MII_RX_DV

MII_RX_DATA[3:0]

MII_RX_ERR

MII_TX_ENA

MII_TX_DATA[3:0]

MII_RX_CLK

RX_DV

RXD[3:0]

RX_ER

TX_EN

TXD[3:0]

RX_CLK

CLK25

CRS

TX_ER

COL

nMII_LINK LINK_STATUS

CLK25

DCM/PLL

CLK_IN CLK25

CLK100

25 MHz

MDIO

MCLK

MDIO

MDC

4K7

CC I/O

TX_CLK

! optional

MII_TX_CLK

! optional

MII_TX_SHIFT[1:0]

00/01/10/11

Figure 31: MII example schematic

1 2 ... 79 80 81 82 83 84 85 86 87 88 89 ... 125 126

® FPGAs 1
FIGURES 11
1 Overview 13
EtherCAT IP Core 14
Table 4: Release notes 18
Figure 3: Design flow 20
2 Features and Registers 23
Features and Registers 25
Table 8: Legend 26
Table 10: Legend 30
3 IP Core Installation 33
4 IP Core Usage 38
Figure 7: EDK – Overview 40
IP Core Usage 42
5 IP Core Configuration 44
Figure 13: Product ID tab 45
09) is available if checked 48
6 Example Designs 57
7 FPGA Resource Consumption 62
32 bit wide 64
8 IP Core Signals 65
Table 19: SII EEPROM Signals 66
Table 20: LED Signals 67
PHY Management 68
Table 23: PHY Interface MII 69
Table 24: PHY Interface RMII 71
Table 26: Digital I/O PDI 72
Table 27: SPI PDI 73
Table 28: 8/16 Bit µC PDI 73
Table 29: 8 Bit µC PDI 74
Table 30: 16 Bit µC PDI 74
Table 31: PLB PDI 75
Table 32: OPB PDI 77
PHY_OFFSET_VEC[4:0] 78
Ethernet PHY 79
RX_D[3:0] 83
MII_RX_DATA[3:0] 84
MII_TX_DATA[3:0] 84
CLK_IN CLK25 84
MII_TX_SHIFT[1:0] 84
10 PDI Description 87
Digital output pins 90
Figure 39: OUT_ENA timing 92
Table 43: SPI signals 93
Table 44: Address modes 94
SPI_DO (MISO) 99
SPI_DI (MOSI) 99
SPI_CLK* 99
SPI mode 1/3 SPI mode 0/2 100
PDI Description 101
16 bit µController, async 106
EtherCAT device 106
8 bit µController, async 107
(with preceding write access) 110
Output event time 120
EtherCAT 121
PROM_DATA 121
PROM_CLK 121
PROM_SIZE 121
Table 63: AC Characteristics 122
Table 64: Forwarding Delays 122
14 Synthesis Constraints 123
15 Appendix 126

Commentaires sur ces manuels

Pas de commentaire

Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Manuel d'utilisateur Page 84

Commentaires sur ces manuels

Produits connexes et manuels pour Équipement Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e