Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Manuel d'utilisateur télécharger pdf (Page 79)

Ethernet Interface

Slave Controller – IP Core for Xilinx FPGAs III-67

9.1.3 Separate external MII management interfaces

If two separate external MII management interfaces are to be connected to the single MII

management interface of the EtherCAT IP Core, some glue logic has to be added. Disable internal Tri-

State drivers for the MII management bus and combine the signals according to the following figure.

Take care of proper PHY address configuration: the PHYs need different PHY addresses.

EtherCAT IP Core

Ethernet PHY

MDIO_IN

MCLK

MDIO

MDC

4K7

CC I/O

Ethernet PHY

MDIO

MDC

4K7

CC I/O

MDIO_OUT

MDIO_ENA

FPGA

Figure 27: Example schematic with two individual MII management interfaces

9.1.4 MII management timing specifications

For MII Management Interface timing diagrams refer to Section I.

Table 34: MII management timing characteristics

Parameter

Min

Typ

Max

Comment

MI_startup

1.34 ms

Time between reset end and the first access of

via management interface

Clk

400 ns

MI_CLK period

Write

~ 25.6 µs

MI Write access time

Read

~ 25.4 µs

MI Read access time

1 2 ... 74 75 76 77 78 79 80 81 82 83 84 ... 125 126

Commentaires sur ces manuels

Pas de commentaire

Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Manuel d'utilisateur Page 79

Commentaires sur ces manuels

Produits connexes et manuels pour Équipement Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e