
PDI Description
III-122 Slave Controller – IP Core for Xilinx FPGAs
PDI_AXI_RDATA
[PDI_EXT_BUS_WIDTH-1:0]
Table 62: Additional AXI4 signals
PDI_AXI_AWID
[PDI_BUS_ID_WIDTH-1:0]
PDI_AXI_BID
[PDI_BUS_ID_WIDTH-1:0]
PDI_AXI_ARID
[PDI_BUS_ID_WIDTH-1:0]
PDI_AXI_RID
[PDI_BUS_ID_WIDTH-1:0]
Please refer to the AMBA AXI and ACE Protocol Specification from ARM
®
for details about the
AXI4/AXI4 LITE bus (http://www.arm.com).
Commentaires sur ces manuels