
PDI Description
Slave Controller – IP Core for Xilinx FPGAs III-97
OUTVALID
DATA
t
DATA_to _OUTVALID
Output DATA
t
OUTVALID
t
OE_EXT_to _DATA_inv alid
OE_EXT
WD_TRIG
t
WD_TRIG
t
DATA_to _WD_TRIG
t
output_event_delay
t
DATA_to _SYNC
SYNC0/1
Zero or High-Impedance
Figure 42: Digital Output timing
OUTVALID
t
OUT_ENA_valid
t
OUT_ENA_invalid
t
OUTVALID
OUT_ENA
Figure 43: OUT_ENA timing
Commentaires sur ces manuels